TestRider.vhd
TestBench soubor
--------------------------------------------------------------------------------
-- Company:
-- Engineer:
--
-- Create Date: 13:23:09 04/11/2019
-- Design Name:
-- Module Name: C:/Users/student/Documents/Bartosik/TestRider/TestRider.vhd
-- Project Name: TestRider
-- Target Device:
-- Tool versions:
-- Description:
--
-- VHDL Test Bench Created by ISE for module: Main
--
-- Dependencies:
--
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
--
-- Notes:
-- This testbench has been automatically generated using types std_logic and
-- std_logic_vector for the ports of the unit under test. Xilinx recommends
-- that these types always be used for the top-level I/O of a design in order
-- to guarantee that the testbench will bind correctly to the post-implementation
-- simulation model.
--------------------------------------------------------------------------------
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--USE ieee.numeric_std.ALL;
ENTITY TestRider IS
END TestRider;
ARCHITECTURE behavior OF TestRider IS
-- Component Declaration for the Unit Under Test (UUT)
COMPONENT Main
PORT(
CLK : IN std_logic;
LED : OUT std_logic_vector(7 downto 0)
);
END COMPONENT;
--Inputs
signal CLK : std_logic := '0';
--Outputs
signal LED : std_logic_vector(7 downto 0);
-- Clock period definitions
constant CLK_period : time := 10 ns;
BEGIN
-- Instantiate the Unit Under Test (UUT)
uut: Main PORT MAP (
CLK => CLK,
LED => LED
);
-- Clock process definitions
CLK_process :process
begin
CLK <= '0';
wait for CLK_period/2;
CLK <= '1';
wait for CLK_period/2;
end process;
-- Stimulus process
stim_proc: process
begin
-- hold reset state for 100 ns.
wait for 100 ns;
--wait for CLK_period*10;
-- insert stimulus here
wait;
end process;
END;
Neformátovaný
Přidáno: 4.5.2019
Expirace: Neuvedeno